Skip to content
Snippets Groups Projects
Select Git revision
  • d79176e1bc4699a52663b87dc52f02fb7afa3d54
  • master default protected
  • v0.10.0
  • v0.10.0-rc2
  • v0.10.0-rc1
  • v0.9.0
  • v0.9.0-rc1
  • v0.8.0
  • v0.8.0-rc2
  • v0.8.0-rc1
  • v0.7.0
  • v0.7.0-rc2
  • v0.7.0-rc1
  • v0.6.1
  • v0.6.0
  • v0.6.0-rc2
  • v0.6.0-rc1
  • v0.5.0
  • v0.5.0-rc2
  • v0.5.0-rc1
  • v0.4.0
  • v0.4.0-rc2
22 results

TODO

Blame
    • David Brownell's avatar
      bf3abc48
      ARM11: use standard single step simulation · bf3abc48
      David Brownell authored
      
      The previous stuff was needed because the ARM11 code wasn't using
      the standard ARM base type and register access ... but now those
      mechanisms work, so we can switch out that special-purpose glue.
      
      This should resolve all the "FIXME -- handle Thumb single stepping"
      comments too, and properly handle the processor's mode.  (Modulo
      the issue that this code doesn't yet handle two-byte breakpoints.)
      
      Clarify the comments about the the hardware single stepping.  When
      we eventually share breakpoint code with Cortex-A8, we can just make
      that be the default on cores which support it.  We may still want an
      override command, not just to facilitate testing but to cope with
      "instruction address mismatch" not quite being true single-step.
      
      Signed-off-by: default avatarDavid Brownell <dbrownell@users.sourceforge.net>
      bf3abc48
      History
      ARM11: use standard single step simulation
      David Brownell authored
      
      The previous stuff was needed because the ARM11 code wasn't using
      the standard ARM base type and register access ... but now those
      mechanisms work, so we can switch out that special-purpose glue.
      
      This should resolve all the "FIXME -- handle Thumb single stepping"
      comments too, and properly handle the processor's mode.  (Modulo
      the issue that this code doesn't yet handle two-byte breakpoints.)
      
      Clarify the comments about the the hardware single stepping.  When
      we eventually share breakpoint code with Cortex-A8, we can just make
      that be the default on cores which support it.  We may still want an
      override command, not just to facilitate testing but to cope with
      "instruction address mismatch" not quite being true single-step.
      
      Signed-off-by: default avatarDavid Brownell <dbrownell@users.sourceforge.net>
    TODO 14.58 KiB